
LTC2242-10
12
224210fd
TiMing DiagraMs
LVDS Output Mode Timing
All Outputs Are Differential and Have LVDS Levels
Full-Rate CMOS Output Mode Timing
All Outputs Are Single-Ended and Have CMOS Levels
tH
tD
tC
tL
N – 5
N – 4
N – 3
N – 2
N – 1
tAP
N + 1
N + 2
N + 4
N + 3
N
ANALOG
INPUT
ENC–
ENC+
CLKOUT–
CLKOUT+
D0-D9, OF
224210 TD01
tAP
N + 1
N + 2
N + 4
N + 3
N
ANALOG
INPUT
tH
tD
tC
tL
N – 5
N – 4
N – 3
N – 2
N – 1
ENC–
ENC+
CLKOUTB
CLKOUTA
DA0-DA9, OFA
DB0-DB9, OFB
224210 TD02
HIGH IMPEDANCE